Bringing the Multicore Revolution to Safety-Critical Cyber-Physical Systems

THE UNIVERSITY of NORTH CAROLINA 1 at CHAPEL HILL

¹University of North Carolina Chapel Hill ²North Carolina State University PIs: Dr. James Anderson¹ & Dr. Frank Mueller² Students: Bryan Ward¹, Jonathan Herman¹, Namhoon Kim¹, Shrinivas Panchamukhi²



Motivation

Shared hardware like caches & TLBs introduce timing unpredictability for real-time systems (RTS).

>Worst-case execution time (WCET) analysis for RTS with shared hardware resources is often so pessimistic that the extra processing capacity of multicore systems is negated.

>Different levels of assurance are required for different criticality tasks.



➤a) Memory ref hits in L1 cache – Access latency: 1-4 cycles.



≻b) Memory ref misses L1 & L2 cache – Access latency: 40-100 cycles.

>c) Memory ref misses in TLB - Access latency: +1000 cycles.

>Tighter WCET estimates can be established if we know which references hit in the cache and which do not.

>Other shared resources like TLBs show similar timing unpredictability.

Solution

> Our solutions focus on two shared resources: shared caches and TI Bs

> TLB Coloring:

- · Control the allocation of memory so that real-time tasks will not interfere with one another in terms of DTLB conflicts.
- · Make DTLB misses more predictable.
- · Enable static timing analysis tools to compute tight bound on WCET.

> Cache Management:

- · Leverage the fact that only highly critical components require conservative provisioning.
- · Provide "temporal isolation" across criticality levels.
- · Apply a multiprocessor real-time synchronization protocol to manage cache lines.
- · Enable schedulability gains by reducing WCET.



Data Structures and Implementation

- Free block 1 Free block 2 Free block n Color (Free block 1 -+ Free block 2 -+ ---- + Free block n Color 1 Color 2 Free block 1
 Free block 2
 Free block n Color n pointer Free block 1 - Free block 2 - Free block n tlb malloc_init()
- · Sets aside huge virtual address space
- tlb malloc(size, color)
- · Allocates memory region of size bytes of a particular color Serves allocations from the pool set aside by tlb_malloc_init
- tlb free(color)
- Deallocates memory
- Adds memory back to the pool







Cache Management – Solution & Results



Devise needed schedulability analysis.

Conclusions

- > Designed TLB coloring techniques to support contiguous page allocations → eliminate DTLB misses
- Evaluated on Intel 16 core platform.
- > Conducted experiments using synthetic benchmark, Malardalen benchmark, and MiBench.
- Provided task isolation in terms of DTLB conflicts.
- > Re-implemented a mixed-criticality scheduler in LITMUSRT to support cache management.