## Bringing the Multicore Revolution to Safety-Critical Cyber-Physical Systems

THE UNIVERSITY of NORTH CAROLINA 1 at CHAPEL HILL

<sup>1</sup>University of North Carolina Chapel Hill

PIs: Dr. James Anderson<sup>1</sup> & Dr. Frank Mueller<sup>2</sup> Students: Bryan Ward<sup>1</sup>, Micaiah Chisholm<sup>1</sup>, Namhoon Kim<sup>1</sup>, Shrinivas Panchamukhi<sup>2</sup>, Xing Pan<sup>2</sup>

<sup>2</sup>North Carolina State University

NC State University

## Motivation

>Shared hardware like caches & memory introduce timing unpredictability for real-time systems (RTS).

>Worst-case execution time (WCET) analysis for RTS with shared hardware resources is often so pessimistic that the extra processing capacity of multicore systems is negated.

>Different levels of assurance are required for different criticality tasks.



>a) Memory ref hits in L1 cache – Access latency: 1-4 cycles. ≻b) Memory ref misses L1 & L2 cache – Access latency: 40-100 cycles.

≻c) Memory ref misses in TLB – Access latency: +1000 cycles.

Memory		Memory
CPU 0 CPU 1 CPU 2 CPU 3	$\langle - \rangle$	CPU 4 CPU 5 CPU 6 CPU 7
Shared	LLC (L3	i) cache
Node 0		Node 1

>Shared memory shows timing unpredictability. (1) The latency of accessing remote node is significantly longer than local node. (2) conflicts between shared-bank accesses result in unpredictable memory-access latencies.

Sharing last-level caches (LLCs) results in timing behaviors that are exceedingly difficult to characterize for WCETs without excessive pessimism.

## Solution

- > Our solutions focus on two shared resources: shared caches and memory
- > Controller-Aware Memory Coloring:
- · Design a heap allocator that "colors" memory pages with locality affinity for controller and bank-awareness.
- · Avoid memory accesses to remote node.
- · Reduce conflicts among banks.

## > Cache and Bank Isolation:

- · Provide criticality-aware isolation in LLC and DRAM bank.
- · Provide an optimized LLC allocation technique based on linear programming
- · Isolate the higher-criticality tasks from the operating system (OS)
- · Enable schedulability gains by integrating MC analysis and hardware management.



Memory configuration

System performance for Parsec code is enhanced by our

controller-aware memory coloring scheme since it can

The "different\_controller" of our approach is a policy that

avoid remote access penalty and reduce shared bank

provides single core equivalence.

.

conflict



- > Conducted experiments using synthetic benchmark, Parsec and Data intensive systems (DIS) benchmark.
- Conducted a large-scale overhead-aware schedulability study.
- > Conducted run-time experiments to validate our assumptions.