P-Fetch: Prefetching Guided by Cross-Instruction Dynamic Access Patterns on the Power5

With processor speeds growing much faster than memory, a large fraction of application execution time is increasingly spent waiting for the memory system to deliver data. In this proposal, we present a data prefetching scheme to ameliorate this problem using hardware support to efficiently identify predictable references to scalars and non-scalars that may benefit from prefetching.