Systems and Software for Quantum Computing

Travis Humble Quantum Computing Institute Oak Ridge National Laboratory

This work is supported by the DOE ASCR Early Career Research Program and the ORNL LDRD fund.

ORNL is managed by UT-Battelle for the US Department of Energy

Presented 27 Feb 2018, Google Hangouts





Scientific Applications of Quantum Computing

- Algorithms within the quantum computing model are found to take fewer steps to solve key problems
 - Factoring
 - Unstructured Search Pa
 - Eigensystems
 - Linear Systems

- Quantum Simulation
- Partition Functions
- Discrete Optimization
- Machine Learning
- Several physical domains motivate quantum computing as a paradigm for scientific computing
 - High-energy Physics
 - Materials Science
 - Chemistry
 - Biological Systems

- Artificial Intelligence
- Data Analytics
- Planning and Routing
- Verification and Validation

The relationship of BQP to other relevant classes is still largely uncertain.

A complexity hierarchy hypothesis

• $P \subseteq BPP \subseteq BQP$

QMAhard

NP

NP-

hard

- Is BPP = BQP?
- Does BQP intersect NP?

OMA

P

• Does BQP intersect NP-Hard?

BQP



Current Quantum Processing Units

- QPU's are devices that implement the principles of digital quantum computing
 - Many different technologies demonstrated
 - Small-scale registers (1-50)
 - Very high 1-qubit gate fidelities (0.999+)
 - Moderately high 2-qubit gate fidelities (0.99+)
 - Limited connectivity, addressability
 - Sequences of operations demonstrated
 - Small-scale applications
- Early stage vendors are offering QPU access
 - D-Wave, IBM, IonQ, Google, Rigetti, etc.
 - Client-server interaction model
 - Very loose integration with modern computing



Superconducting chip from IBM



Superconducting chip from Google



lon trap chip from Sandia



Superconducting chip from Rigetti



Superconducting chip from D-Wave Systems



Linear optical chip from Univ. Bristol/QET Labs



Modern Scientific Computing

- State-of-the-art scientific computing is dominated by massively parallel processing
 - Support large-scale linear algebra and pde problems for complex, multi-scale models
 - Application codes are parallelized and capable of utilizing distributed resources
 - Constrained by programming complexity, memory latency, and power consumption

Top 5 HPC systems ranked by LINPACK benchmark (Nov 2017)

System	R _{max} (PF)	Memory (TiB)	Power (MW)
TaihuLight	93.0	1,310	15.4
Tianhe-2	33.8	1,375	17.8
Piz Daint	19.6	340	2.2
Gyoukou	19.1	575	7.9
Titan	17.6	710	8.2

Titan HPC system composed from 18,688 nodes with a peak performance of 18 petaflops



Summit HPC system is designed to have a peak performance of 200 petaflops





Quantum-accelerated High-Performance Computing

- We are addressing development of quantum computing co-design
 - We are testing and tuning new programming and execution models
 - We are benchmarking against physical, computational, and scientific metrics
- Are QPUs compatible with modern computing?
 - When do QPU's accelerate applications relative to state of the art HPC?
 - What are the behavioral and functional requirements placed on the processor?

Computer node with interconnect for Titan architecture



Integration of existing QPUs faces engineering barriers





What is the architecture of these systems?

- There are several possible architectures for an HPC system with QPUs
 - Abstract machine models explore design alternatives, basis for performance expectations
 - The models are differentiated by how the quantum processing is partitioned
 - The architecture impacts the programming model, domain decomposition driven by algorithms

Architecture choices impact computational power

- Hilbert space for *n* nodes with *q*-qubit registers

$$n2^{q}$$
 vs. 2^{nq}

- Communication costs for size m_q messages

 $m_q n vs. m_q n^2$









Quantum Accelerator Node Model

- A **node** may be composed from CPUs GPUs, and memory hierarchies as well as QPUs.
- The **quantum processing unit** (QPU) encompasses methods for parsing and executing quantum programs.
- The quantum control unit (QCU) parses instruction sent by the CPU.
- A quantum execution unit (QEU) applies fields to initiate gates. There may be multiple QEU's.
- Applied fields drive changes in the **quantum register**. The register state stores the value of the computation.
- **I/O** is based on fields to prepare and measure the register in computational basis states.
- Network interfaces for the conventional (NIC) and quantum (QNIC) interconnects support communication





QPU Execution Model

 A typical interaction sequence between node components illustrates the language hierarchy for program execution





Language Hierarchy

Domain Specific Languages for QPUs

QPU's require unique language considerations

- Rigorous constraints on logical primitives
 - No cloning prohibits *memcpy*, = sign
 - Pure functions avoid entanglement side effects
- Non-local communication primitives
 - Teleportation uses pre-allocated resources
- Syntax varies with QPU operational models
- Many existing quantum programming language (QPLs) largely address these concerns
 - Embedded domain specific languages (DSL); Quipper (Haskell), Scaffold (C), LiQui|> (F#), ProjectQ (python)
 - All require expert knowledge of quantum computing and they do not integrate with existing workflows



Accelerator Programming Framework

- We are developing an OpenCL-like approach to QPU programming called XACC
 - User picks the host language and defines a 'kernel' within a DSL tailored to the available QPU
 - Example: Host C/C++ program using Scaffold kernel to run on Rigetti QPU
- XACC links and manages QPU resources
 - Programming directives to manage QPU usage
 - Compilation mechanisms to support device-specific concerns, based off llvm
- There are several key benefits to the user
 - Maintain existing application codes
 - Employ host language and tools, e.g., C, Fortran
 - Easily switch between accelerator languages, SDKs



Programming Quantum Accelerators

• XACC: https://github.com/ornl-qci/xacc







https://github.com/ORNL-QCI/xacc-vqe

Host application, C/C++ code

15	<pre>int main(int argc, char** argv) {</pre>
16	
17	<pre>// All our important stuff is in the xacc::vqe namespace</pre>
18	<pre>using namespace xacc::vqe;</pre>
19	
20	<pre>// Set the default Accelerator to TNQVM, and</pre>
21	<pre>// default number of electrons to 2</pre>
22	<pre>xacc::setAccelerator("tnqvm");</pre>
23	<pre>xacc::setOption("n-electrons", "2");</pre>



https://github.com/ORNL-QCI/xacc-vqe

Host application, C/C++ code

15	<pre>int main(int argc, char** argv) {</pre>
16	
17	<pre>// All our important stuff is in the xacc::vqe namespace</pre>
18	using namespace xacc::vqe;
19	<pre>96 std::ifstream moleculeKernelHpp(xacc::getOption("vqe-kernel-file"));</pre>
20	<pre>97 VQEProblem problem(moleculeKernelHpp);</pre>
21	98
22	<pre>99 auto params = problem.initializeParameters();</pre>
23	<pre>100 cppoptlib::NelderMeadSolver<vqeproblem> solver;</vqeproblem></pre>
	<pre>101 solver.setStopCriteria(VQEProblem::getConvergenceCriteria());</pre>
	<pre>102 solver.minimize(problem, params);</pre>



https://github.com/ORNL-QCI/xacc-vqe

Host application, C/C++ code

```
int main(int argc, char** argv) {
15
16
             // All our important stuff is in the xacc::vge namespace
17
             using namespace xacc::vqe;
18
19
                                  std::ifstream moleculeKernelHpp(xacc::getOption("vqe-kernel-file"));
             96
20
                                  VQEProblem problem(moleculeKernelHpp);
             97
21
             98
22
                                  auto params = problem.initializeParameters();
             99
23
                                  cppoptlib::NelderMeadSolver<VQEProblem> solver;
            100
                                  solver.setStopCriteria(VQEProblem::getConvergenceCriteria());
            101
                                  solver.minimize(problem, params);
            102
```



https://github.com/ORNL-QCI/xacc-vqe

94	<pre>VQEProblem(std::istream& moleculeKernel) : nParameters(0), currentEnergy(0.0) {</pre>
95	<pre>// This class only takes kernels</pre>
96	// represented as Fermion Kernels.
97	<pre>xacc::setCompiler("fermion");</pre>
98	
99	// Create the Accelerator. This will be TNQVM
100	<pre>// ifaccelerator not passed to this executable.</pre>
101	<pre>qpu = xacc::getAccelerator();</pre>
102	
103	// Create the Program
104	<pre>Program program(qpu, moleculeKernel);</pre>
105	
106	// Start compilation
107	<pre>program.build();</pre>
108	
109	// Create a buffer of qubits
110	<pre>nQubits = std::stoi(xacc::getOption("n-qubits"));</pre>
111	
112	// Get the Kernels that were created
113	<pre>kernels = program.getRuntimeKernels();</pre>



https://github.com/ORNL-QCI/xacc-vqe

0.4	V(CD) = 0
94	VQEProblem(std::istream& moleculekernel) : nParameters(0), currentEnergy(0.0) {
95	<pre>// This class only takes kernels</pre>
96	// represented as Fermion Kernels.
97	<pre>xacc::setCompiler("fermion");</pre>
98	
99	// Create the Accelerator. This will be TNQVM
100	<pre>// ifaccelerator not passed to this executable.</pre>
101	<pre>qpu = xacc::getAccelerator();</pre>
102	
103	// Create the Program
104	Program program(qpu, moleculeKernel);
105	
106	// Start compilation
107	<pre>program.build();</pre>
108	
109	// Create a buffer of qubits
110	<pre>nQubits = std::stoi(xacc::getOption("n-qubits"));</pre>
111	
112	// Get the Kernels that were created
113	<pre>kernels = program.getRuntimeKernels();</pre>



https://github.com/ORNL-QCI/xacc-vqe

94	VQEProblem(std::istream& moleculeKernel) : nParameters(0), currentEnergy(0.0) {
95	160	<pre>#pragma omp parallel for reduction (+:sum)</pre>
96		
97	161	for (int 1 = 0; 1 < kernels.size(); 1++) {
98	162	
99	163	// Get the ith Kernel
100	164	<pre>auto kernel = kernels[i];</pre>
101	4.55	
102	165	
103	166	<pre>// Insert the state preparation circuit IR</pre>
104	167	<pre>// at location 0 in this Kernels IR instructions.</pre>
105	168	kernel_getIREunction()- λ insertInstruction(0, evaluatedStatePren):
106	100	kerneligeein uneelon() vinser einser deelon(o, evaluatedotaterrep);
107	169	
108	170	<pre>// Create a temporary buffer of qubits</pre>
109	171	<pre>auto buff = qpu->createBuffer("qreg", nQubits);</pre>
110	172	
111		
112	173	// Execute the kernel!
17 113	174	<pre>kernel(buff);</pre>

https://github.com/ORNL-QCI/xacc-vqe

94	VQEProblem(std::istream& moleculeKernel) : nParameters(0), currentEnergy(0.0) {
95	160	<pre>#pragma omp parallel for reduction (+:sum)</pre>
96	100	
97	161	<pre>for (int i = 0; i < kernels.size(); i++) {</pre>
98	162	
99	163	// Get the ith Kernel
100	164	<pre>auto kernel = kernels[i];</pre>
101	1.05	
102	105	
103	166	<pre>// Insert the state preparation circuit IR</pre>
104	167	<pre>// at location 0 in this Kernels IR instructions.</pre>
105	168	kernel_getIREunction()- λ insertInstruction(0, evaluatedStatePren):
106	100	kerneligeelik üheelon() vinsereinser deelon(o, evaluateustaterrep);
107	169	
108	170	<pre>// Create a temporary buffer of qubits</pre>
109	171	<pre>auto buff = qpu->createBuffer("qreg", nQubits);</pre>
110	172	
111	112	
112	173	<pre>// Execute the kernel!</pre>
18 113	174	<pre>kernel(buff);</pre>

https://github.com/ORNL-QCI/tnqvm

TNQVM accelerator, Tensor network (MPS) numerical simulator





https://github.com/ORNL-QCI/tnqvm

TNQVM accelerator, Tensor network (MPS) numerical simulator



Executing the Compiled Program

- In principle, programming models translate DSLs into executable instructions
 - (All?) Existing QPL's create interpreted representations
 - Actual QPU scheduling based on interpreters
- We are developing virtual machine representations for interpreters and numerical simulators
 - Virtual machine paradigm uses hardware abstraction layer to manage different QPU devices
 - Current API's for IBM, Rigetti, and D-Wave
 - VM also offers interaction with numerical simulator
 - Currently using quantum state simulation

Language Hierarchy
Programming Language
Program Binary
Instruction Set Architecture
FTQEC Opcodes
Gate Fields

tional Laborator

How does a host OS manage a QPU?

- Current QPUs are very loosely integrated with the host system, e.g., client-server interactions
 - This is driven by infrastructure constraints
- The host run-time system must accommodate the QPU device and the programming model
 - The run-time system is responsible for managing resources, errors, permissions
 - Instructions must be issued to the QCU via memory managed by the OS
 - Some program control statements require measurement feedback for evaluation
 - This evaluation may be caught closer to QEU given additional synchronization



The ISA provides an interface for the QPU

The logic supported by QPUs is under negotiation

- QASM is a popular pseudo-code, but it has lacked a complete definition for 20 years
- Recent specifications try to fill this gap for gate model

RISC vs CISC ISA designs impact performance

- Example: how should we initialize the register?
- Britt and Humble, "Instruction Set Architectures for Quantum Processing Units," arXiv:1707.06202
- We are developing software to analyze instruction and evaluate tradeoffs
 - Parser, lexer, and listener for walking source files
 - We are adding technology constraints, e.g., register size, connectivity limitations



QPU Programming depends on device ISA

- IBM has released a written spec for their variant of QASM
 - https://github.com/IBM/qiskit-openqasm

Statement	Description
OpenQASM 2.0;	Denotes a file in Open QASM format ^a
qreg name[size];	Declare a named register of qubits
creg name[size];	Declare a named register of bits
include "filename";	Open and parse another source file
<pre>gate name(params) qargs { body }</pre>	Declare a unitary gate
opaque name(params) qargs;	Declare an opaque gate
// comment text	Comment a line of text
U(theta,phi,lambda) qubit qreg;	Apply built-in single qubit gate(s) ^b
CX qubit qreg,qubit qreg;	Apply built-in CNOT gate(s)
measure qubit qreg -> bit creg;	Make measurement(s) in Z basis
reset qubit qreg;	Prepare qubit(s) in 0)
gatename(params) qargs;	Apply a user-defined unitary gate
if(creg==int) qop;	Conditionally apply quantum operation
barrier qargs;	Prevent transformations across this source line

- Not a complete language spec (embedded)
- Rigetti has a complete language specification
 - A Practical Quantum Instruction Set Architecture, arxiv:1608.03355

ANTRL4 grammar specification for Open QASM

```
/**
* This is the Open QASM Grammar Specification for ANTRL4
* We abbreviate it as OOASM
* Created by Travis Humble at Oak Ridge National Lab based on IBM Open QASM Specification
**/
grammar OQASM;
/**
* A program may conists of zero or more lines before end of file
**/
prog
                .
                        (line? EOL) ;
/**
* A line in the program may be several different things
**/
line
                : comment
                  instruction
                  assemblerinstruction
                 | 1b1
/**
* An instruction may have a label, but does have an opcode which may have an argumentlist
**/
instruction
                : label? opcode argumentlist? comment?
```



Instructions trigger machine opcodes

Opcodes trigger the execution units to apply fields

- These are dependent on microarchitecture, QEC specifications, and device parameters
- The implementation is tied to how we use quantum execution units
- Ensuring fault-tolerant operation requires additional gates and registers
 - Quantum error correction codes redundantly encode state information
 - Syndrome measurements query if the state lies outside the codespace
 - Correction operations return state to the correct codespace
 - QEU scope differs these concerns to device maker





Implementing FTQEC operations

- Opcode scheduling becomes dependent on both time and space
 - FTQEC opcodes may account for real-time feedback or track evolving error state
 - Tradeoff in QEC codes and physical noise models
- We use numerical simulation to certify specifications of opcodes for block and surface codes
 - QASM-based noisy circuit modeling with stabilizerbased numerical simulations
 - Pseudo-threshold calculations for FTQEC opcodes
 - Bennink et al., "Unbiased Simulation of Near-Clifford Quantum Circuits," Phys. Rev. A 95, 062337 (2017)
 - Path integral methods with O(n^3) memory requirment





One syndrome measurement circuit





Gate fields define how opcodes are implemented

• This is were the physics lives!

- Field specs are strongly dependent on technology and device design: solid state, atomic, photonic, etc.
- Designed to address time-sensitive data registers
 - Interplay with decoherence, control, and QEC
 - Sets register lifetime and effective circuit depth
- Gates are modeled as externally controlled Hamiltonians driving the register state
 - Gate designs define expectations for behavior but gate operations must be validated
 - Actual behavior is characterized by experiment with support from simulation and heuristics
 - Humble et al.," A Computational Workflow for Designing Silicon Donor Qubits," Nanotechnology 27, 424002 (2016) (2016).

	Language Hierarchy		
	Programming Language		
	Program Binary		
Instruction Set Architecture			
	FTQEC Opcodes		
	Gate Fields		

Jational Laborator

Modeling and Simulation of the Accelerator System

- We model interactions between hardware components using these language interfaces
 - We construct an executable model for the architecture and the component devices
 - The model is the input to a simulator that estimates system behaviors and metrics
- We use the Structural Simulation Toolkit (SST) to model nodes, memory, network
 - SST is a discrete-event simulations used to model conventional computing systems
 - It has existing models that account for data movement, latency, and power consumption
 - We use it to profile applications against architecture and device parameters





29 T. S. Humble

Capturing CPU-MEM-QPU Interactions



• A 4-core CPU connected to a QPU via a memory hierarchy





30 T. S. Humble

Capturing CPU-MEM-QPU Interactions



• A 4-core CPU connected to a QPU via a memory hierarchy





31 T. S. Humble

Capturing CPU-MEM-QPU Interactions



 A 4-core CPU connected to a QPU via a memory hierarchy



Capturing CPU-MEM-QPU Interactions

CPU Model snippet

```
// work starts at 0
//for(int s=0; s < msq->payload.size(); s++) {
                                                                                     int work done = 0;
for(int s=0; s < payload size; s++) {</pre>
 // FIXME This should store elements from instruction.queue
                                                                                     // completed instruction counter starts at 0
  msg->payload.push back(s);
                                                                                     int instruction counter = 0;
};
                                                                                     // Step through queue, accumulating work time until max is reached
// Calculate upcoming size for instruction queue.
                                                                                     //for(int s=0; s < instruction queue.size(); s++) {</pre>
int upcoming size = current size - payload size;
                                                                                     while((work done < max work per tick) && (instruction queue.size() != 0)) {</pre>
// "If the current size is greater than count, the container is reduced to its f
                                                                                       // Grab the first available instruction code at position s
// FIXME Right now I don't care about which elements are removed, but later I wil
                                                                                       int an instruction = instruction queue[0];
instruction queue.resize(upcoming size);
                                                                                       instruction queue.pop front();
// Send message
                                                                                       // Grab time for this instruction from lookup table
remote component->send(msg);
                                                                                       // FIXME We don't check if an instruction is valid, probably should do that
                                                                                       time_per_instruction = instruction_times[an_instruction];
message counter sent++;
                                                                                       // FIXME Is work the same as time? No, other Barry, it isn't...
if(output_message_info) {
                                                                                       int work for instruction = time per instruction;
    std::cout << " CPU sent message: " << message counter sent << std::endl;</pre>
                        payload size: " << payload size << std::endl;</pre>
    std::cout << "</pre>
                                                                                       // Add to total work time
    std::cout << " CPU queue size: " << instruction queue.size() << std::endl;</pre>
                                                                                       work_done += work_for_instruction;
```

QPU Model snippet

VINATIONAL LADOPATOR

Our current model captures CPU-QPU interactions

Python script executes model within SST framework

```
# QPU-CPU messaging demo
import sst
# Define SST core options
sst.setProgramOption("timebase", "1 ps")
sst.setProgramOption("stopAtCycle", "1 ms")
# Set output for statistics
sst.setStatisticOutput("sst.statOutputConsole")
# Set load level for desired statistics
# Load level defined in elementInfoStatistics entry
# Any statistics at this level or lower is collected
sst.setStatisticLoadLevel(7)
# Define the simulation components
# Define OPU component
comp QPU = sst.Component("QPU", "quantum.qpuMessageGeneratorComponent")
# Set parameters for QPU component
comp QPU.addParams({
# outputinfo = 1 means print recevied event message
"outputinfo" : """1"",
"sendcount" : """4""",
# clock controls the rate at which messages are issued
"clock" : """1MHz"""
```

Test-based output shows instruction work flows

```
$ sst test QpuSimpleMessageGeneratorComponent.py
Clock is configured for: 1MHz
Clock is configured for: 1MHz
CPU initial queue size = 53
**********
[QPU cycle: 1] (time=lus)
OPU queue size = 0
OPU instructions processed = 0
QPU queue size = 0
********
[CPU cycle: 1] (time=lus)
CPU queue size = 53
CPU sent message: 1
payload size: 10
CPU queue size: 43
**********
[QPU event: 1] (time=lus)
payload size: 10
QPU queue size: 10
******
[QPU cycle: 2] (time=2us)
QPU queue size = 10
(instr, work, sum) = (0,1,1)
(instr, work, sum) = (1,1,2)
(instr, work, sum) = (2,1,3)
(instr, work, sum) = (3, 1, 4)
                                     WOAK KIDGE
```

National Laboratory

}) 33 T. S. Humble

Test Case: Energy Requirements for Unstructured Search

- Problem: Find a specific item in an unstructured database
 - The optimal classical algorithm to find a marked item requires N/2 queries for an N-item database
 - Parallelizable across K system nodes with K-fold gather as the last step
- Quantum search is a method for finding an item in an unstructured database
 - First proposed by Grover (1996)
 - Sqrt(*N*) queries to find a single marked item
 - Sqrt(N/M) queries to find one of M marked items
 - Partial search: decompose N into K subsets, find the subset containing the marked item
- What are the expectations for energy requirements?



Example: Function inversion $y = h(x) \implies h^{-1}(y) = x$

Bitcoin mining Hash(x) = SHA256(SHA256(x)) x => 4 bytes = nonce



Defining the Energy Usage Metric

- We add up the number of gates required to implement quantum search in silicon qubit technology.
 - We use energy per gate based state of the art methods
 - We include simplified query implementation
 - We assume all transversal gates for FTQEC
 - We assume complete connectivity of qubits, no congestion
- We test for a range of input sizes, large sizes
 - n = 32, N = 4.9 x 10⁹, possible Bitcoin nonces
 - n = 64, N = 1.8 x 10¹⁹, modern CPU address space
 - n = 128, N = 3.4 x 10³⁸, number of IPv6 addresses



Estimating Energy Costs for a Silicon Quantum Computer

• Flip-flop architecture for qubits in silicon

- Two-qubit gates induced through long-range resonators
- Single-electron transistor (SET) is used to readout and initialize spin state
- Tosi et al., arXiv:1509.08538





lational Laboratory

Conventional Computing Baseline

A serial search through a list

- We use brute force search program to compile into assembly instructions
- 6 Instructions per iteration
- N/2 iterations, average-case
- We estimate energy per instruction
 - Intel Core i7-6700K
 - 2.73 pJ Energy Per Instruction (EPI)
 - 1.35V, 1.5 pF, 91W
 - 3.7pJ/bit for DRAM read (best)
 - Deng et al., ASPLOS 2011
 - $-\log(N)$ bits per read

1	start:	cmp bx,[si]
2		je found
3		add si,2
4		inc cx
5		dec dx
6		jnz start





CPU vs QPU Energy Estimates (Steane FTQEC)



38 T. S. Humble

Database Size [bits]

CAK RIDGE

- Energy cost scales exponentially with input for all methods due to growth in queries
 - Quantum appears feasible for all input sizes
 - Energy for conventional CPU is split across memory movement and comparator
 - Energy for QPU is dominated by logical Query and Diffusion stages
 - FTQEC, syndromes are main contributor
- Working on system power usage
 - Need gate parallelization, scheduling methods
 - ROM: Level-2 FTQEC, 64-bits, 20 days, ~3 nW
 - Need to include field generators, decoding costs, instruction movement, thermodynamics

Level-2 FTQEC Energy Usage

Dividend [J]	Usage [J]	n
10 -1	10 ⁻⁸	32
10 ⁹	10 ⁻³	64
10 ²⁸	10 ⁷	128

Energy Dividends

- Energy cost scales exponentially with input for all methods due to growth in queries
 - Quantum appears feasible for all input sizes
 - Energy for conventional CPU is split across memory movement and comparator
 - Energy for QPU is dominated by logical Query and Diffusion stages
 - FTQEC, syndromes are main contributor
- Working on system power usage
 - Need gate parallelization, scheduling methods
 - ROM: Level-2 FTQEC, 64-bits, 20 days, ~3 nW
 - Need to include field generators, decoding costs, instruction movement, thermodynamics

Level-2 FTQEC Energy Usage

Dividend [J]	Usage [J]	n
10 -1	10 ⁻⁸	32
10 ⁹	10 ⁻³	64
10 ²⁸	10 ⁷	128

In terms of gravitational energy:

 10^{7} J



- We are developing system software to integrate QPU's with modern scientific workflows for HPC
- We are evaluating when QPU's can accelerate this work and when usage warrants integration
- The rise of commercial QPU's is likely to lead to many new ideas and applications
- Verifying the benefits of quantum computing is become increasingly necessary for science









