COMPUTER & COMPUTATIONAL SCIENCES

RADIANT

www.lanl.gov/radiant



SUPERCOMPUTING in SMALL SPACES Supercomputing for the Rest of Us!

The Evolution of Power-Aware, High-Performance Computing: From the Datacenter to the Desktop

Wu-chun Feng feng@lanl.gov

Research & Development in Advanced Network Technology (RADIANT) Computer & Computational Sciences Division Los Alamos National Laboratory University of California

Full Disclosure: Orion Multisystems



Based on Keynote Address IEEE Int'l Parallel & Distributed Processing Symposium Workshop on High-Performance, Power-Aware Computing 4 April 2005





- Professional
 - Current Appointments
 - <u>Team Leader & Technical Staff Member</u>, Computer & Computational Sciences Division, Los Alamos National Laboratory, University of California
 - <u>Fellow</u>, Los Alamos Computer Science Institute
 - *Chief Scientist*, Orion Multisystems, Inc.
 - Previous Appointments & Professional Stints
 - The Ohio State University
 - Purdue University
 - University of Illinois at Urbana-Champaign
 - MASA Ames Research Center
 - IBM T.J. Watson Research Center
 - Vosaic LLC





A Little Bit About My Research http://www.lanl.gov/radiant (... about one year out of date ...)

- High-Performance Networking for HPC (e.g., clusters and grids)
 - Environments: LAN, SAN, MAN, WAN
 - Interconnects: Quadrics ('99-'00) & 10GigE ('02-'03) → I2 LSR
 - Switching: Circuit-Switched vs. Packet-Switched
 - Protocols: OS-Bypass & RDMA, TCP/IP, Rate-Based, Compatibility

Recent Recognition

- <u>R&D 100 Award</u> for 10-Gigabit Ethernet Adapter (w/ Intel), Oct. 2004
- <u>Sustained Bandwidth Award</u> (a.k.a. "Moore's Law Move Over" Award) at SC2003 (w/ Caltech, CERN, SLAC, Amsterdam), Nov. 2003
- Best Paper Award for "CHEETAH: Circuit-switched ...," OptiComm, Oct. 2003
- Internet2 Land Speed Record (w/ Caltech, CERN, SLAC), Feb. 2003





A Little Bit About My Research http://www.lanl.gov/radiant (... about one year out of date ...)

- High-Performance Networking for HPC (e.g., clusters and grids)
 - Environments: LAN, SAN, MAN, WAN
 - Interconnects: Quadrics ('99-'00) & 10GigE ('02-'03) → I2 LSR
 - Switching: Circuit-Switched vs. Packet-Switched
 - Protocols: OS-Bypass & RDMA, TCP/IP, Rate-Based, Compatibility

Recent Recognition

- <u>R&D 100 Award</u> for 10-Gigabit Ethernet Adapter (w/ Intel), Oct. 2004
- <u>Sustained Bandwidth Award</u> (a.k.a. "Moore's Law Move Over" Award) at SC2003 (w/ Caltech, CERN, SLAC, Amsterdam), Nov. 2003
- Best Paper Award for "CHEETAH: Circuit-switched ...," OptiComm, Oct. 2003
- Internet2 Land Speed Record (w/ Caltech, CERN, SLAC), Feb. 2003
- High-Speed Network Monitoring and Measurement
 - MAGNeT: <u>Monitor for Application-Generated Network Traffic</u>
 - TICKET: <u>Traffic Information Collecting Kernel w/ Exact Timing</u>
 - Traffic Characterization





- Systems & Applications Support for High-Performance Computing
 - Supercomputing in Small Spaces (<u>http://sss.lanl.gov</u>)
 - Green Destiny: A 240-Node Supercomputer in Five Square Ft.
 - Media Coverage: NY Times, CNN, BBC News, HPCwire, etc.
 - Recent Recognition: <u>2003 R&D 100 Award</u> and <u>2004 Innovative</u> <u>Supercomputer Architecture Award</u> at ISC (where Top 500 announced)
 - Commercialization: Orion Multisystems, Inc. \rightarrow Desktop Supercomputing
 - mpiBLAST: An Open-Source Parallelization of BLAST (<u>http://mpiblast.lanl.gov</u>)

Recent Recognition: <u>2004 R&D 100 Award</u>. <u>Best Paper Award</u>.

- Buffered Co-Scheduling: A Methodology for Multitasking Parallel Jobs & Enhancing Fault Tolerance in Large-Scale HPC
- MAGNET: <u>Monitoring Apparatus for General kerNel-Event</u> <u>Tracing</u> (integrated with Autopilot/Globus @ UIUC/UNC and TAU @ U. Oregon)





- Motivation & Background
 - Where is High-Performance Computing (HPC)?
 - The Need for Efficiency, Reliability, and Availability
- Supercomputing in Small Spaces (http://sss.lanl.gov)
 - Past: Green Destiny
 - Architecture & Experimental Results
 - Present: The Evolution of Green Destiny
 - Architectural
 - MegaScale, Orion Multisystems, IBM Blue Gene/L
 - Software-Based
 - EnergyFit: Auto-adapting run-time system (β-adaptation algorithm)
- Conclusion



(2001 - 2002)

(2003 - 2005)


Where is High-Performance Computing?

FULLON 2230

Sun Microsystems, Inc. Myrinet Technical Compute Farm

(Pictures: Thomas Sterling, Caltech & NASA JPL, and Wu Feng, LANL)

A LINUX



COMPUTER & COMPUTATIONAL

SCIENCES





Benchmark

- LINPACK: Solves a (random) dense system of linear equations in double-precision (64 bits) arithmetic.
 - Introduced by Prof. Jack Dongarra, U. Tennessee
- Evaluation Metric
 - Performance (i.e., Speed)
 - Floating-Operations Per Second (FLOPS)
- Web Site
 - http://www.top500.org





Where is High-Performance Computing? Gordon Bell Awards at SC

Metrics for Evaluating Supercomputers (or HPC)

- Performance (i.e., Speed)
 - Metric: <u>Floating-Operations Per Second</u> (FLOPS)
 - Example: Japanese Earth Simulator, ASCI Thunder & Q.

◆ Price/Performance → Cost Efficiency

- Metric: Acquisition Cost / FLOPS
- Examples: LANL Space Simulator, VT System X cluster. (In general, Beowulf clusters.)
- Performance & price/performance are important metrics, but ...





Where is High-Performance Computing? (Unfortunate) Assumptions

Adapted from David Patterson, UC-Berkeley

- Humans are infallible.
 - No mistakes made during integration, installation, configuration, maintenance, repair, or upgrade.
- Software will eventually be bug free.
- Hardware MTBF is already very large (~100 years between failures) and will continue to increase.
- Acquisition cost is what matters; maintenance costs are irrelevant.
- The above assumptions are even *more* problematic if one looks at current trends in HPC.





Reliability & Availability of Leading-Edge Supercomputers

Systems	CPUs	Reliability & Availability
ASCI Q	8,192	MTBI: 6.5 hrs. 114 unplanned outages/month. HW outage sources: storage, CPU, memory.
ASCI White	8,192	MTBF: 5 hrs. (2001) and 40 hrs. (2003). HW outage sources: storage, CPU, 3 rd -party HW.
NERSC Seaborg	6,656	MTBI: 14 days. MTTR: 3.3 hrs. SW is the main outage source. Availability: 98.74%.
PSC Lemieux	3,016	MTBI: 9.7 hrs. Availability: 98.33%.
Google	~15,000	 20 reboots/day; 2-3% machines replaced/year. HW outage sources: storage, memory. Availability: ~100%.

MTBI: mean time between interrupts; MTBF: mean time between failures; MTTR: mean time to restore





Efficiency of Leading-Edge Supercomputers

- "Performance" and "Price/Performance" Metrics ...
 - Lower efficiency, reliability, and availability.
 - Higher operational costs, e.g., admin, maintenance, etc.
- Examples
 - Computational Efficiency
 - Relative to Peak: Actual Performance/Peak Performance
 - Relative to Space: Performance/Sq. Ft.
 - Relative to Power: Performance/Watt
 - Performance: 2000-fold increase (since the Cray C90).
 - Performance/Sq. Ft.: Only 65-fold increase.
 - Performance/Watt: Only 300-fold increase.
 - Massive construction and operational costs associated with powering and cooling.





Ubiquitous Need for Efficiency, Reliability, and Availability

- Requirement: Near-100% availability with efficient and reliable resource usage.
 - E-commerce, enterprise apps, online services, ISPs, data and HPC centers supporting R&D.
- Problems

- Source: David Patterson, UC-Berkeley
- Frequency of Service Outages
 - 65% of IT managers report that their websites were unavailable to customers over a 6-month period.
- Cost of Service Outages
 - » NYC stockbroker: \$ 6,500,000/hour
 - Ebay (22 hours): \$ 225,000/hour
 - ~ Amazon.com: \$ 180,000/hour
 - Social Effects: negative press, loss of customers who "click over" to competitor (e.g., Google vs. Ask Jeeves)







- Motivation & Background
 - Where is High-Performance Computing (HPC)?
 - The Need for Efficiency, Reliability, and Availability
- Supercomputing in Small Spaces (http://sss.lanl.gov)
 - Past: Green Destiny

(2001-2002)

(2003 - 2005)

- Architecture & Experimental Results
- Present: The Evolution of Green Destiny
 - Architectural
 - MegaScale, Orion Multisystems, IBM Blue Gene/L
 - Software-Based
 - EnergyFit: Auto-adapting run-time system (β-adaptation algorithm)
- Conclusion





Supercomputing in Small Spaces: Efficiency, Reliability, and Availibility via Power-Aware HPC



 Improve efficiency, reliability, and availability (ERA) in largescale computing systems.

- Sacrifice a bit of raw performance.
- Improve overall system throughput as the system will "always" be available, i.e., effectively no downtime, no HW failures, etc.
- Reduce the total cost of ownership (TCO). Another talk ...

Crude Analogy

- Formula One Race Car: Wins raw performance but reliability is so poor that it requires frequent maintenance. Throughput low.
- ◆ Honda S2000: Loses raw performance but high reliability results in high throughput (i.e., miles driven → answers/month).





How to Improve Efficiency, Reliability & Availability?

Observation

 \blacklozenge High power density α high temperature α low reliability

Arrhenius' Equation*

(circa 1890s in chemistry \rightarrow circa 1980s in computer & defense industries)


- ✓ As temperature increases by 10° C ...
 - The failure rate of a system doubles.
- Twenty years of unpublished empirical data .

* The time to failure is a function of $e^{-Ea/kT}$ where Ea = activation energy of the failure mechanism being accelerated, k = Boltzmann's constant, and T = absolute temperature

Processor	Clock Freq.	Voltage	Peak Temp.**
Intel Pentium III-M	500 MHz	1.6 V	252° F (122° C)
Transmeta Crusoe TM5600	600 MHz	1.6 V	147° F (64° C)








Source: Fred Pollack, Intel. New Microprocessor Challenges in the Coming Generations of CMOS Technologies, MICRO32 and Transmeta






Source: Fred Pollack, Intel. New Microprocessor Challenges in the Coming Generations of CMOS Technologies, MICRO32 and Transmeta







Source: Fred Pollack, Intel. New Microprocessor Challenges in the Coming Generations of CMOS Technologies, MICRO32 and Transmeta






Transmeta TM5600 CPU: VLIW + CMS

VLIW Engine

- Up to four-way issue
 - In-order execution only.
- Two integer units
- Floating-point unit
- Memory unit
- Branch unit




- VLIW Transistor Count ("Anti-Moore's Law")
 - ◆ ~ 25% of Intel PIII \rightarrow ~ 7x less power consumption
 - Less power \rightarrow lower "on-die" temp. \rightarrow better reliability & availability





- Code-Morphing Software (CMS)
 - Provides compatibility by dynamically "morphing" x86 instructions into simple VLIW instructions.
 - ◆ Learns and improves with time, i.e., iterative execution.
- High-Performance Code-Morphing Software (HP-CMS)
 Results (circa 2001)
 - Optimized to improve floating-pt. performance by 50%.
 - 1-GHz Transmeta performs as well as a 1.2-GHz PIII-M.
 - How?









RLX System 324 (circa 2000)



- 3U vertical space
 - 5.25" x 17.25" x 25.2"
- Two hot-pluggable
 450W power supplies
 - Load balancing
 - Auto-sensing fault tolerance
- System midplane
 - Integration of system power, management, and network signals.
 - Elimination of internal system cables.
 - Enabling efficient hotpluggable blades.
- Network cards
 - Hub-based management.
 - Two 24-port interfaces.



Wu FENG feng@lanl.gov





- WWP LE-410: 16 ports of Gigabit Ethernet
- WWP LE-210: 24 ports of Fast Ethernet via RJ-21s
- (Avg.) Power Dissipation / Port: A few watts.






'Green Destiny" Bladed Beowulf (circa April 2002)


- A 240-Node Beowulf Cluster in Five Sq. Ft.
- Each Node
 - ♦ 667-MHz Transmeta TM5600 CPU w/ Linux 2.4.x
 - Upgraded to 1-GHz Transmeta TM5800 CPUs
 - 640-MB RAM, 20-GB HD, 100-Mb/s Ethernet (up to 3 interfaces)
- Total
 - 160 Gflops peak (240 Gflops with upgrade)
 - LINPACK: 101 Gflops in March 2003.
 - 150 GB of RAM (expandable to 276 GB)
 - ◆ 4.8 TB of storage (expandable to 38.4 TB)
 - Power Consumption: Only 3.2 kW.
- Reliability & Availability
 - No unscheduled failures in 24 months.

Wu FENG feng@lanl.gov http://www.lanl.gov/radiant http://sss.lanl.gov



Vini + Mais -2 Vis

2003





Parallel Computing Platforms ("Apples-to-Oranges" Comparison)

 Avalon 140-CPU Traditional Beowulf Cluster 	(1996)
 ASCI Red 9632-CPU <i>MPP</i> 	(1996)
 ASCI White \$512-Node (8192-CPU) Cluster of SMPs 	(2000)
 Green Destiny 240-CPU Bladed Beowulf Cluster 	(2002)





Parallel Computing Platforms Running the N-body Code

Machine	Avalon Beowulf	ASCI Red	ASCI White	Green Destiny+
Year	1996	1996	2000	2002
Performance (Gflops)	18	600	2500	58
Area (ft²)	120	1600	9920	5
Power (kW)	18	1200	2000	5
DRAM (GB)	36	585	6200	150
Disk (TB)	0.4	2.0	160.0	4.8
DRAM density (MB/ft²)	300	366	625	30000
Disk density (GB/ft²)	3.3	1.3	16.1	960.0
Perf/Space (Mflops/ft²)	150	375	252	11600
Perf/Power (Mflops/watt)	1.0	0.5	1.3	11.6





Parallel Computing Platforms Running the N-body Code

Machine	Avalon Beowulf	ASCI Red	ASCI White	Green Destiny+
Year	1996	1996	2000	2002
Performance (Gflops)	18	600	2500	58
Area (ft²)	120	1600	9920	5
Power (kW)	18	1200	2000	5
DRAM (GB)	36	585	6200	150
Disk (TB)	0.4	2.0	160.0	4.8
DRAM density (MB/ft²)	300	366	625	30000
Disk density (GB/ft²)	3.3	1.3	16.1	960.0
Perf/Space (Mflops/ft²)	150	375	252	11600
Perf/Power (Mflops/watt)	1.0	0.5	1.3	11.6





Efficiency, Reliability, and Availability for ...

Green Destiny+

- Computational Efficiency
 - Relative to Space: Performance/Sq. Ft.

Up to 80x better.

- Relative to Power: Performance/Watt
 Up to 25x better.
- Reliability
 - MTBF: Mean Time Between Failures
 - "Infinite"
- Availability
 - Percentage of time that resources are available for HPC.
 Nearly 100%.



Q&A with Pharmaceuticals + Feedback from J. Craig Venter

Q&A Exchange with Pharmaceutical Companies

- Pharmaceutical: "Can you get the same type of results for bioinformatics applications?"
- Wu: "What is your primary application?"
- Pharmaceutical: "BLAST ..."

J. Craig Venter in GenomeWeb on Oct. 16, 2002.

"... to build something that is replicable so any major medical center around the world can have a chance to do the same level of computing ... interested in IT that doesn't require massive air conditioning. The room at Celera cost \$6M before you put the computer in. [Thus, I am] looking at these new green machines being considered at the DOE that have lower energy requirements" & therefore produce less heat.



WINNER WINNER Performance on Green Destiny

mpiBLAST

- An open-source parallelization of BLAST based on MPI and in-memory database segmentation.
- Downloaded over 10,000 times in two years.

BLAST Run Time for 300-kB Query against nt

Nodes	Runtime (s)	Speedup over 1 node
1	80774.93	1.00
4	8751.97	9.23
8	4547.83	17.76
16	2436.60	33.15
32	1349.92	59.84
64	850.75	94.95
128	473.79	170.49

The Bottom Line

 mpiBLAST reduces search time from 1346 minute (or 22.4 hours) to under 8 minutes.







- Motivation & Background
 - Where is High-Performance Computing (HPC)?
 - The Need for Efficiency, Reliability, and Availability
- Supercomputing in Small Spaces (http://sss.lanl.gov)
 - Past: Green Destiny
 - Architecture & Experimental Results
 - Present: The Evolution of Green Destiny
 - Architectural
 - MegaScale, Orion Multisystems, IBM Blue Gene/L
 - Software-Based
 - EnergyFit: Auto-adapting run-time system (β-adaptation algorithm)
- Conclusion



(2001 - 2002)

(2003 - 2005)





feng@lanl.gov

http://sss.lanl.gov

Los Alamos NATIONAL LABORAT




- Trends in High-Performance Computing
 - Rise of cluster-based high-performance computers.
 - Price/performance advantage of using "commodity PCs" as cluster nodes (Beowulf: 1993-1994.)
 - Different flavors: "homebrew" vs. "custom"





Architectures / Systems



The Road from Green Destiny to Orion Multisystems


- Trends in High-Performance Computing
 - Rise of cluster-based high-performance computers.
 - Price/performance advantage of using "commodity PCs" as cluster nodes (Beowulf: 1993-1994.)
 - Different flavors: "homebrew" vs. "custom"
 - Maturity of open-source cluster software.
 - Emergence of Linux and MPI as parallel programming APIs.
 - Rapid decline of the traditional workstation.
 - Replacement of workstation with a PC.
 - 1000-fold (and increasing) performance gap with respect to the supercomputer.
 - Still a desperate need for HPC in workstation form.



COMPUTER & COMPUTATIONAL

SCIENCES

Evolution of Workstations: Performance Trends



COMPUTER & COMPUTATIONAL

SCIENCES

- PC performance caught up with workstations
 - PC OSes:
 NT and Linux
- A large gap has opened between PCs and supercomputers
 - 3 Gflops vs.
 3 Tflops

Source: Orion Multisystems, Inc.





Need: A Cluster Workstation

- Specifications
 - Desktop or deskside box with cluster inside
 - A cluster <u>product</u> not an assembly
 - Scalable computation, graphics, and storage
 - Meets power limits of office or laboratory
- Reality of (Homebrew) Clusters
 - Ad-hoc, custom-built collections of boxes
 - Hard for an individual to get exclusive access (or even share access)
 - Power-, space-, and cooling-intensive
 - IT support required





Source: Orion Multisystems, Inc. http://www.lanl.gov/radiant

http://sss.lanl.gov




Why a Cluster Workstation?

- Personal Resource
 - No scheduling conflicts or long queues.
 - Application debugging with scalability at your desktop
 - Redundancy possibilities (eliminate downtime)
- Improvement of Datacenter Efficiency
 - Off-load "repeat offender" jobs
 - Enable developers to debug their own code on their own system
 - Manage expectations
 - Reduce job turnaround time









http://www.orionmultisystems.com

- LINPACK
 Performance
 12.00 Cflow
 - ◆ 13.80 Gflops
- Footprint
 - ◆ 3 sq. ft. (24" × 18")
 - ◆ 1 cu. ft. (24" × 4" × 18")
- Power Consumption
 - 170 watts at load
- How does this compare with a traditional desktop?

ORION DT-12 DESKTOP CLUSTER WORKSTATION

Imagine a 36 Gflop cluster on your desk!



12 Nodes in a single computer

36 Gflops

DESIGNED FOR THE INDIVIDUAL

The Orion DT-12 cluster workstation is a fully integrated, completely self-contained, personal workstation based on the beet of today's cluster technologies. Designed to be an affordable individual resource it is capable of 36 Gflops peak performance (18 Gflops sustained) with models starting at under \$10k.

The Orion DT-12 cluster workstation provides supercomputer performance for the engineering, scientific, financial and creative professionals who need to solve computationally complex problems without waiting in the queue of the back-room cluster.

FASTER SOFTWARE DEVELOPMENT

The Orion DT-12 cluster workstation is the perfect platform for developers writing (and deploying) cluster software packages. It comes with cluster software development tools pre-installed, including libraries and a parallel compiler that allows you to spread one multiple-file compile to all the nodes in the system. Also included is a suite of system monitoring and management software. 24 GBytes memory capacity

1 TByte

NO ASSEMBLY REQUIRED

Orion workstations are designed from the ground up as a single computer. The entire system boots with the push of a button and has the ergonomics and ease of use of a personal computer. The modular, design allows for flexible configurations and scalability by stacking up to 4 systems as one 48 node cluster.

PRESERVE SOFTWARE INVESTMENTS

Orion workstations are built around industry standards for clustering: x86 processors, Ethemet, the Linux operating system and standard parallel programming libraries, including MPI, PVM and SGE. Existing Linux cluster applications run without modification.

PERFORMANCE AND FEATURES

The Orion DT-12 is a cluster of 12 x86-compatible nodes linked by a switched Gigabit Ethernet fabric. The cluster operates as a single computer with a single on-off switch and a single system image rapid boot sequence, which allows the entire system to boot in less than 90 seconds.

The Orion DT-12 cluster workstation is highly efficient, consuming a maximum of 220 Watts of power under peak load—about the same as an average desktop PC. It operates quietly, plugs into a standard 110V 15A wall socket and fits unobtrusively on a desk or lab bench.






What's Inside?

Orion Multisystems' Workstation Architecture

Vinj + Anj -2 Vij



Wu FENG feng@lanl.gov

http://sss.lanl.gov



ORION DS-96 DESKSIDE CLUSTER WORKSTATION



INCREASE YOUR PRODUCTIVITY

The Orion DS-96 cluster workstation is the highest performance general-purpose computing platform that can be plugged into a standard wall outlet and operated in an office or laboratory environment.

PRESERVE SOFTWARE INVESTMENTS

Orion workstations are built around industry standards for clustering: x86 processors, the Linux operating system and standard parallel programming libraries, including MPI, PVM and SGE. Your existing Linux cluster software applications can run without modification.

NO ASSEMBLY REQUIRED

Orion workstations are designed from the ground up as a single computer. The entire system boots with the push of a button and has the ergonomics and ease of use of a personal computer. Modular, solid state design allows for flexible configurations and scalability. Imagine a 300 Gflop cluster... under your desk.

96 Nodes

300 Gflops

192 GBytes

9.6 TBytes

PERFORMANCE AND FEATURES

The Orion DS-96 cluster workstation is a fully integrated, completely self-contained personal workstation based on the best of today's cluster technologies and commodity components. Designed to be an individual or departmental resource, it is capable of 300 Gflops peak performance (150 Gflops sustained). The DS-96 is also highly efficient, consuming a maximum of 1500 Watts of power under peak load. It operates quietly, pluga into a standard 110V 15A wall socket, and fits unobtrusively beneath a desk or lab bench.

The DS-96 is a cluster of 96 x86-compatible nodes linked by an integrated Gigabit Ethemet fabric. The cluster operates as a single computer, with a single on-off switch, and a single-system-image rapid boot sequence which allows the entire system to boot in less than 2 minutes. The DS-96 comes with standard Linux and drivers pre-installed, including an optimized MPI message-passing library. Also included is a suite of cluster software development tools, system monitoring and system management software. http://www.orionmultisystems.com




Recall GD: 101 Gflops

- LINPACK
 Performance
 - ♦ 109.4 Gflops
- Footprint
 - ◆ 3 sq. ft. (17" × 25")
 - ◆ 6 cu. ft. (17" × 25" × 25")
 - Power Consumption
 - ◆ 1580 watts at load
 - Road to Tflop?
 - ◆ 10 DS-96s →
 ~ 1 Tflop LINPACK



http://www.lanl.gov/radiant http://sss.lanl.gov



Machine	ASCI Red	ASCI White	Green Destiny+
Year	1996	2000	2002
Performance (Gflops)	2379	7226	101.0
Area (ft²)	1600	9920	5
Power (kW)	1200	2000	5
DRAM (GB)	585	6200	150
Disk (TB)	2.0	160.0	4.8
DRAM density (MB/ft²)	366	625	30000
Disk density (GB/ft²)	1	16	960
Perf/Space (Mflops/ft²)	1487	728	20202
Perf/Power (Mflops/watt)	2	4	20





Parallel Computing Platforms Running LINPACK

Machine	ASCI Red	ASCI White	Green Destiny+	Orion DS-96
Year	1996	2000	2002	2005
Performance (Gflops)	2379	7226	101.0	109.4
Area (ft²)	1600	9920	5	2.95
Power (kW)	1200	2000	5	1.58
DRAM (GB)	585	6200	150	96
Disk (TB)	2.0	160.0	4.8	7.68
DRAM density (MB/ft²)	366	625	30000	32542
Disk density (GB/ft²)	1	16	960	2603
Perf/Space (Mflops/ft²)	1487	728	20202	37119
Perf/Power (Mflops/watt)	2	4	20	69





- Motivation & Background
 - Where is High-Performance Computing (HPC)?
 - The Need for Efficiency, Reliability, and Availability
- Supercomputing in Small Spaces (http://sss.lanl.gov)
 - Past: Green Destiny
 - Architecture & Experimental Results
 - Present: The Evolution of Green Destiny
 - Architectural
 - MegaScale, Orion Multisystems, IBM Blue Gene/L
 - Software-Based
 - EnergyFit: Auto-adapting run-time system (β-adaptation algorithm)
- Conclusion



(2001 - 2002)

(2003 - 2005)

Wu FENG feng@lanl.gov

Power-Aware HPC Today: The Start of a New Movement

- Traditional View of Power Awareness
 - Extend battery life in laptops, sensors, and embedded systems (such as PDAs, handhelds, and mobile phones)
- Controversial View of Power Awareness (2001-2002)
 - Potentially sacrifice a bit of performance to enhance efficiency, reliability, and availability in HPC systems
 - Gripe: HPC unwilling to "sacrifice" performance
- The Start of a New Movement (2004-2005)
 - IEEE IPDPS Workshop on High-Performance, Power-Aware Computing. April 2005.



COMPLITER & COMPUTATIONAL

SCIENCES




- DVS Mechanism
 - Trades CPU performance for power reduction by allowing the CPU supply voltage and/or frequency to be adjusted at run-time.
- Why is DVS important?

- "... and leakage current varies as the cube of frequency ..."
- Recall: Moore's Law for Power.
- CPU power consumption is directly proportional to the square of the supply voltage and to frequency.
- DVS Scheduling Algorithm
 - Determines when to adjust the current frequencyvoltage setting and what the new frequency-voltage setting should be.






 The execution time of many programs is insensitive to CPU speed change (because the processor-memory performance gap, i.e., the *memory wall*, routinely limits performance of scientific codes).



Wu FENG feng@lanl.gov



 Applying DVS to these programs (i.e., embracing the memory wall) will result in significant power and energy savings at a minimal performance impact.





http://www.lanl.gov/radiant http://sss.lanl.gov



Problem Formulation: LP-Based Energy-Optimal DVS Schedule

- Definitions
 - A DVS system exports $n \{ (f_i, P_i) \}$ settings.
 - T_i : total execution time of a program running at setting *i*
- Given a program with deadline D, find a DVS schedule (t₁*, ..., t_n*) such that
 - If the program is executed for t; seconds at setting i, the total energy usage E is minimized, the deadline D is met, and the required work is completed.

$$\min E = \sum_i P_i \cdot t_i$$

subject to

$$\sum_{i} t_{i} \leq D$$
$$\sum_{i} t_{i}/T_{i} = 1$$
$$t_{i} \geq 0$$



Wu FENG feng@lanl.gov http://www.lanl.gov/radiant http://sss.lanl.gov



From an ad-hoc "power" perspective ...

- $P \alpha V^2 f$
 - 1. Simplify to $P \alpha f^3$ [assumes $V \alpha f$]
 - 2. Discretize V. Use continuous mapping function, e.g., f = g(V), to get discrete f. Solve as ILP (offline) problem.
- Simulation-based research with simplified power model
 - 1. Does not account for leakage power.
 - 2. Assumes zero-time switching overhead between (f, V) settings.
 - 3. Assumes zero-time to construct a DVS schedule.
 - 4. Does not assume realistic CPU support.
- Recent examples based on more realistic power model
 - 1. Compile-time (static) DVS using profiling information. ACM SIGPLAN PLDI, June 2003.
 - 2. Run-time (dynamic) DVS via an auxiliary HW circuit. IEEE MICRO, December 2003.



From an ad-hoc "power" persp

COMPUTER & COMPUTATIONAL

SCIENCES

Discretize V and f, e.g., AMD frequency-voltage table.

- $P \alpha V^{2} f$ 1. Simplify to $P \alpha f^{3}$ [assumes $V \alpha f^{\gamma}$
- 2. Discretize V. Use continuous mapping function, e.g., f = g(V), to get discrete f. Solve as ILP (offline) problem.
- Simulation-based research with simplified power model
 - 1. Does not account for leakage power Realistic power model.
 - 2. Assumes zero-time switching overhead proven (T, V) settings.
 - 3. Assumes zero-time to construct a DVS schedule.
 - 4. Does not assume realistic CPU support.
- Recent examples based on mono-model
 - 1. Compile-time (static) DVS (ACM SIGPLAN PLDI, June 2003.

Automatic DVS adaptation at run time with low overhead.

AW circuit.

2. Run-time (dynamic) DVS via an av IEEE MICRO, December 2003.





From a "performance modeling" perspective ...

- Traditional Performance Model
 - T(f) = (1 / f) * W

where T(f) (in seconds) is the execution time of a task running at f and W (in cycles) is the amount of CPU work to be done.

- Problems?
 - W needs to be known a priori. Difficult to predict.
 - \bullet *W* is not always constant across frequencies.
 - It predicts that the execution time will double if the CPU speed is cut in half. (Not so for memory & I/Obound.)





Re-Formulated Performance Model

Two-Coefficient Performance Model

- $T(f) = W_{CPU} / f + T_{MEM}$ where W_{CPU} / f models on-chip workload (in cycles) T_{MEM} models off-chip accesses (invariant to CPU)
- Problems?
 - This breakdown of the total execution time is inexact when the target processor supports out-of-order execution because on-chip execution may overlap with off-chip accesses.
 - W_{CPU} and T_{MEM} must be known a priori and are oftentimes determined by the hardware platform, program source code, and data input.



$\begin{array}{c} \hline \begin{array}{c} \hline \end{array} \\ \begin{array}{c} \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \\ \\ \hline$ \\ \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \\ \\ \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \\ \\ \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \\ \end{array} \\ \\ \end{array} \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \end{array} \\ \\ \end{array} \\

- Our Formulation: Single-Coefficient β Performance Model
 - \blacklozenge Define the relative performance slowdown δ as

 $T(f) / T(f_{MAX}) - 1$

Re-formulate previous two-coefficient model as a single-coefficient model:

$$\frac{T(f)}{T(f_{max})} = \beta \cdot \frac{f_{max}}{f} + (1 - \beta)$$

with

$$\beta = \frac{W_{cpu}}{W_{cpu} + T_{mem} \cdot f_{max}}$$

• The coefficient β is computed at run-time using a regression method on the past MIPS rates reported from the built-in PMU.

$$\beta = \frac{\sum_{i} (\frac{f_{max}}{f_i} - 1) (\frac{\texttt{mips}(f_{max})}{\texttt{mips}(f_i)} - 1)}{\sum_{i} (\frac{f_{max}}{f_i} - 1)^2}$$



http://www.lanl.gov/radiant http://sss.lanl.gov



- Solve the following optimization problem:
 - $\bullet \min \{ P(f): T(f) / T(f_{max}) \leq 1 + \delta \}$
 - $= \min \{ P(f): \beta * f_{max} / f + (1 \beta) \leq 1 + \delta \}$
 - $= \min \{ P(f): f \ge f_{max} / (1 + \delta / \beta) \}$
- If the power function P(f) is an increasing function, then we can describe the desired frequency f* in a closed form:

•
$$f^* = max (f_{min}, f_{max} / (1 + \delta / \beta))$$





β -Adaptation DVS Scheduling Algorithm


- **Input**: Relative slowdown δ and performance model T(f).
- <u>Output</u>: Constraint-based DVS schedule.
- For every I seconds do
 - 1. Compute coefficient β
 - 2. Compute the desired frequency f^*
 - If f* is not a supported frequency, then
 - 1. Identify f_j and f_{j+1} .
 - 2. Compute the ratio r.
 - 3. Run $r \cdot I$ seconds at frequency f_{j} .
 - 4. Run $(1 r) \cdot I$ seconds at frequency f_{j+1} .
 - 5. Update mips(f_j) and mips(f_{j+1}).
 - Else run at *f**.

 $\begin{cases} f_{min} & \text{if } \beta \leq \delta \\ f_{max}/(1+\delta/\beta) & \text{otherwise} \end{cases}$

$$r = \frac{(1 + \delta/\beta)/f_{max} - 1/f_{j+1}}{1/f_j - 1/f_{j+1}}$$











Experimental Specifics

Tested Computer Platforms with PowerNow! Enabled

- Mobile AMD Athlon XP (with five frequency-voltage settings) – same processor used in the Sun BladeSystem.
- 64-bit AMD Athlon 64
- ◆ 64-bit AMD Opteron → CAFfeine Power-Aware Cluster
- Digital Power Meter

Yokogawa WT210: Continuously samples every 20 μs.

- Benchmarks Used
 - Uniprocessor: SPEC.
 - Multiprocessor: mpiBLAST, NAS, and LINPACK.





Current DVS Scheduling Algorithms

- <u>2step</u> (i.e., SpeedStep):
 - Using a dual-speed CPU, monitor CPU utilization periodically.
 - If *utilization* > pre-defined upper threshold, set CPU to fastest.
 - ◆ If *utilization* < pre-defined lower threshold, set CPU to slowest.
- <u>nqPID</u>: A refinement of the 2step algorithm.
 - Recognize the similarity of DVS scheduling and a classical controlsystems problem → Modify a PID controller (Proportional-Integral-Derivative) to suit the DVS scheduling problem.
- <u>freq</u>: Reclaims the slack time between the actual processing time and the worst-case execution time.
 - \blacklozenge Track the amount of remaining CPU work W_{left} and the amount of remaining time before the deadline T_{left} .
 - The desired CPU frequency f_{new} at each interval is simply $f_{new} = W_{left} / T_{left}$.
 - The algorithm assumes that the total amount of work in CPU cycles is known a priori, which, in practice, is often unpredictable and not always a constant across frequencies.





• <u>mips</u>: A DVS strategy guided by an externally specified performance metric. Specifically, the new frequency f_{new} at each interval is computed by $f_{new} = f_{prev} \cdot \frac{\text{MIPS}_{target}}{\text{MIPS}_{observed}}$

where f_{prev} is the frequency for the previous interval, MIPS_{target} is the externally specified performance requirement, and MIPS_{observed} is the real MIPS rate observed in the previous interval.





SPEC Performance Results

program	β	2step	nqPID	freq	mips	beta
swim	0.02	1.00/1.00	1.04/0.70	1.00/0.96	1.00/1.00	1.04/0.61
tomcatv	0.24	1.00/1.00	1.03/0.69	1.00/0.97	1.03/0.83	1.00/0.85
su2cor	0.27	0.99/0.99	1.05/0.70	1.00/0.95	1.01/0.96	1.03/0.85
compress	0.37	1.02/1.02	1.13/0.75	1.02/0.97	1.05/0.92	1.01/0.95
mgrid	0.51	1.00/1.00	1.18/0.77	1.01/0.97	1.00/1.00	1.03/0.89
vortex	0.65	1.01/1.00	1.25/0.81	1.01/0.97	1.07/0.94	1.05/0.90
turb3d	0.79	1.00/1.00	1.29/0.83	1.03/0.97	1.01/1.00	1.05/0.94
go	1.00	1.00/1.00	1.37/0.88	1.02/0.99	0.99/0.99	1.06/0.96

relative time / relative energy with respect to total execution time and system energy usage

• β indicates performance sensitivity to changes in CPU speed (with $\beta = 1$ being the most sensitive).





- β -Adaptation Algorithm
 - Delivers low-overhead adaptation of *f* and *V* *and* simultaneously provides tight control over performance loss by effectively exploiting sub-linear performance slowdown.
- *nqPID* Algorithm
 - Provides more power and energy reduction but at the cost of loose control over performance loss.
- *mips* Algorithm
 - Provides tight control over performance loss but does not save as much power or energy.
- 2step and freq Algorithms
 - ◆ CPU utilization clearly does *not* provide enough information.



SPEC Performance Results vs. ACM SIGPLAN PLDI '03 Source: C. Hsu

program	β	Hsu (training)	<i>beta</i> adaptation
swim	0.02	1.01 / 0.75	1.04 / 0.61
tomcatv	0.14	1.03 / 0.70	1.00 / 0.85
hydro2d	0.19	1.03 / 0.75	1.02 / 0.84
su2cor	0.27	1.01 / 0.88	1.03 / 0.85
applu	0.34	1.03 / 0.87	1.04 / 0.85
apsi	0.37	1.03 / 0.85	1.05 / 0.83
mgrid	0.51	1.01 / 1.00	1.03 / 0.89
wave5	0.52	1.00 / 1.00	1.04 / 0.87
turb3d	0.79	1.04 / 0.95	1.05 / 0.94
fpppp	1.00	1.00 / 1.00	1.06 / 0.95



Wu FENG feng@lanl.gov

COMPUTER & COMPUTATIONAL

SCIENCES

http://www.lanl.gov/radiant http://sss.lanl.gov



CAFfeine: 10GigE Power-Aware Supercomputer

Network

Fujitsu XG800 12-port 10GigE Switch

- Flow-Through Latency: < 1 μs!</p>
- <u>Compute Node</u>
 - Celestica AMD Quartet A8440
 - CPU: Four AMD Opterons w/ PowerNow!
 - Memory: 4-GB DDR333 SDRAM
 - ◆ Storage: 80-GB, 7200-rpm HD
 - Interfaces: Two independent PCI-X buses
 - Network Adapter: Chelsio Communications T110

Performance

- Up to 60% power reduction with only 1-6% performance impact on SPEC benchmarks.
- Up to a three-fold improvement in performance-power ratio.

"Getting jazzed with less juice!"





"Innovative Supercomputer Architectures" Award at the 2004 Int'l Supercomputer Conference, Heidelberg, Germany.





- Architectural
 - MegaScale Project (a.k.a. Green Destiny II initially)
 - Orion Multisystems
 - Desktop DT-12 and Deskside DS-96
- Software-Based
 - β-Adaptation DVS Algorithm
 - Laptop Cluster: AMD Athlon XP
 - Server Cluster: AMD Athlon-64
 - HPC Cluster: AMD Opteron

(uniprocessor)

(multiprocessor / data ctr)

(multiprocessor / data ctr)





Selected Publications

http://sss.lanl.gov (... about three years out of date ...)

- W. Feng, "The Evolution of High-Performance, Power-Aware Supercomputing," <u>Keynote Talk</u>, *IEEE Int'l Parallel & Distributed Processing Symp. Workshop on High-Performance, Power-Aware Computing*, Apr. 2005.
- C. Hsu and W. Feng, "Effective Dynamic Voltage Scaling through CPU-Boundedness Detection," IEEE/ACM MICRO Workshop on Power-Aware Computer Systems, Dec. 2004.
- W. Feng and C. Hsu, "The Origin and Evolution of Green Destiny," IEEE Cool Chips VII, Apr. 2004.
- W. Feng, "Making a Case for Efficient Supercomputing," ACM Queue, Oct. 2003.
- W. Feng, "Green Destiny + mpiBLAST = Bioinfomagic," 10th Int'l Conf. on Parallel Computing (ParCo'03), Sept. 2003.
- M. Warren, E. Weigle, and W. Feng, "High-Density Computing: A 240-Processor Beowulf in One Cubic Meter," *SC 2002*, Nov. 2002.
- W. Feng, M. Warren, and E. Weigle, "Honey, I Shrunk the Beowulf!," *Int'l Conference on Parallel Processing*, Aug. 2002.

Wu FENG feng@lanl.gov




Sampling of Media Overexposure

 "Parallel BLAST: Chopping the Database," Genome Technology, Feb. 2005.

COMPUTER & COMPUTATIONAL

SCIENCES


- "Start-Up Introduces a Technology First: The Personal Supercomputer," Linux World, Sept. 2004.
- "New Workstations Deliver Computational Muscle," Bio-IT World, August 30, 2004.
- "Efficient Supercomputing with Green Destiny," slashdot.org, Nov. 2003.
- "Green Destiny: A 'Cool' 240-Node Supercomputer in a Telephone Booth," BBC News, Aug. 2003.
- "Los Alamos Lends Open-Source Hand to Life Sciences," The Register, June 29, 2003.
- "Servers on the Edge: Blades Promise Efficiency and Cost Savings," CIO Magazine, Mar. 2003.
- "Developments to Watch: Innovations," Business Week, Dec. 2002.
- "Craig Venter Goes Shopping for Bioinformatics ...," Genome Web, Oct. 2002.
- "Not Your Average Supercomputer," Communications of the ACM, Aug. 2002.
- "At Los Alamos, Two Visions of Supercomputing," The New York Times, Jun. 25, 2002.
- "Supercomputing Coming to a Closet Near You?" PCWorld.com, May 2002.
- "Bell, Torvalds Usher Next Wave of Supercomputing," CNN, May 2002.







Adding to the Media Hype ...



http://www.lanl.gov/radiant http://sss.lanl.gov





- Efficiency, reliability, and availability will be the key issues of this decade.
- Approach: Reduce power consumption via HW or SW.
- Cheesy Sound Bite for the DS-96 Personal Deskside Cluster (PDC):

"... the horsepower of 268-CPU Cray T3E in the power envelope of a hairdryer ..."







RADIANT

<u>Research And Development In</u> <u>Advanced Network Technology</u>

http://www.lanl.gov/radiant

SUPERCOMPUTING in SMALL SPACES http://sss.lanl.gov

> Wu-chun (Wu) Feng feng@lanl.gov